| |
| This paper describes various techniques that can be used to generate customized Verilog-AMS netlists in AMS Designer. Suitable examples reflecting design methodology requirements where customized netlists are useful are also presented.
|
| | Custom Netlist Procedures in AMS Designer »
| | 
About the author
Chandrashekar L Chetput(Shekar) has over ten years of experience working in the Digital/Analog and Mixed-signal solutions. He has a Masters degree in Computer Engineering from the University of Cincinnati where he developed the analog kernel for the first VHDL-AMS simulator in market. At Cadence, he has contributed in various R and D roles in both the environment and the simulator, over the past nine years, to develop several key AMS solutions and flows that address customer requirements.
About the author
About the author
About the author
|
| |
This content has not yet been rated by other users |
|
|
|
|
|
|
|