Saturday, July 05, 2008     Register | Login | Search | Contact Us
     
Home
Forums
Forums > Functional Verification

Functional Verification
Forum Name Topics Replies Last Post
What issues are you facing using acceleration and emulation? Forum moderator: Tom Paulson 53 59 SigXpolrer and connectors
by florian.herrmann@cern.ch
7/01/2008 1:23 AM
A place to share ABV and formal analysis questions, answers, and commentary. Forum moderator: Ross Weber 51 150 RE: Latch Behavior Proble...
by TAM
5/15/2008 6:48 AM
What challenges do you face in using the SystemVerilog language for design and testbench development, assertions and IP re-use? Forum moderator: Nitin Sharma 199 681 Implicit events in system...
by pandyk
7/03/2008 6:20 AM
How does verification planning, or lack of, impact your designs? Forum moderators: Stylianos Diamantidis; Akiva Michelson 27 41 Vmanager and Vplan.
by Shunty
7/01/2008 8:33 PM
How are you using e language for testbench development and IP re-use? Forum moderator: Joseph Hanli Zhang 70 192 RE: Creating cross-covera...
by thinkverification
7/02/2008 4:41 AM
Upload your e Files here. Give a brief summary of how to use the code. Forum moderator: Stylianos Diamantidis 35 39 RE: Macro for multiple-va...
by zwinge
5/20/2008 10:33 AM
 Statistics:
Total Forums:40
Total Topics:2561
Total Posts:8500
Most Active:how to close/destroy a window in Ocean scripts?
Most Views:how to close/destroy a window in Ocean scripts?
Most Replies:how to close/destroy a window in Ocean scripts?
Statistics Last Created:7/05/2008 11:59 AM

 Who is online:
There are currently 27 guests(s) online.
There are 0 of 11068 member(s) online: 



ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.