Thursday, November 20, 2008     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: Verilog Simulation in Board Flow for a FLAT schematic.
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
Saad
Posts: 39
Online: User is Offline
7/31/2006 1:14 AM  
Hi all,

I'm not sure if this is the right section for my post. If not, please advice me the proper one.

Our schematics are generated in ConceptHDL and are flat. My memory module contains a connector, few DRAMs and several passive devices. I have the correct behavioral models of my components. Is it possible to perform logic simulation of the whole schematic?

My flat schematic seems the only obstacle. Currently I can simulate similer components (Drams)  in my design but soon as I try to connect them with other components e.g. connector , the setup fails due to pinmap (e.g. pin A0 in dram is defined INPUT while in connector it is INOUT).
 
Has anyone sucessfully accomplished the verilog simulation flow in Board Design?

Please help!

Thanks,
Saad.
Posting to forums is available to community members only.
Login or Register

Forums > Silicon-package-board > Signal Integrity and Modeling > Verilog Simulation in Board Flow for a FLAT schematic.


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.