Thursday, November 20, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Silicon-package-board > Signal Integrity and Modeling

Subject: Simulation of 2 layer package substrate?
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
imsong
Posts: 18
Online: User is Offline
2/14/2007 8:21 PM  

Good moring!

I am trying to simulate the 2 layer substrate with CPU die and NAND die.
When I run simulation, I meet some problems.

1. It takes to long time to simulate crosstalk summary and reflection summary
(The geomentry window is 20mil, minimum coupled length is 30 mil, Maximum trace length
of substrate is about 2.5 cm(1000mil) )

2. I am not sure that I set the cross-section of 2 layer to conductor Layer instead of Plane in
AP SI.

3. the interconn.iml file is very huge about a couple of hundred MB.

the simulation environment is below
1. 3D Modeling is not set, I use "rule of therm" 1 nH/mm for bond wire, and I insert this
to Die's ibis model for Lpkg value.

2. Simulation frequency is about 28 Mhz, waveform resolution is 50 ps.

3. Plane modeling is not set also.


I can't understand why the simulation time is huge.
lwang
Posts: 0
Online: User is Offline
2/15/2007 10:06 AM  
You need to contact customer service for support.
Donald Telian
Posts: 42
Online: User is Offline
2/16/2007 9:25 AM  
That's a pretty large geometry window for inside a package. And with a 30 mil min-coupled length you're going to get a very large simulation. Decrease the window and raise length, that will make your simulation smaller and more manageable. Donald
Donald Telian
SI Consultant
telian@sti.net
559-760-5793
imsong
Posts: 18
Online: User is Offline
6/04/2007 4:14 PM  
Thank you for repling.
Donald is right the geometry window is so large.

I think the Specctraquest can't support 3D field solving such as 2 layer which can't have reference plane.
If reference plane is not, the inductance of trace is dominent and modeled by inductance.

Good luck. Inmyoung.
Posting to forums is available to community members only.
Login or Register
Forums > Silicon-package-board > Signal Integrity and Modeling > Simulation of 2 layer package substrate?


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.