Thursday, November 20, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Silicon-package-board > Signal Integrity and Modeling

Subject: some different questions
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
buenos
Posts: 14
Online: User is Offline
12/16/2007 12:48 PM  

hi

I am/was a Protel user, but now, I am changing to Allegro. I have read 1000-2000 pages of manuals, but I still have questions:
(I didnt want to open separated topics)


1.-in the sigwave window, there are results like: boardfile_component_pin, boardfile_component_pini, boardfile_component_pin_buffdly, boardfile_component_pin_buffdlyi...   whats are these?

2.-there are warning message popup windows at almost every mouseclick when I set up device models. how to turn them off? I know they show something is wrong, but I dont have to be warned every second.

3.-why do i get this during SSN simulation, if plane modelling =on: "SERIOUS Convergence Problem in Simulation of "boardname component pin" stimulus Pulse"

4.-is there a way to measure plane DC resistance? for example for uP core power delivery.

5.-from where to get the processor-core-vcc delata current values for PI analysis? the datasheets dont provide such info. I found 2 appnotes, one says: dI=0.1*Idc (AMD K6 processor), the other says: dI=10*Idc (ti DSP). For IO supply, its easyer to get the dI info, but I also need it for CPU cores.
Posting to forums is available to community members only.
Login or Register


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.