RockeIO Syskit simulation using Sigxp > Forums

Unanswered

Active Topics

Forums

Forums > Silicon-package-board > Signal Integrity and Modeling

Subject: RockeIO Syskit simulation using Sigxp

Posting to forums is available to community members only.
Login or Register

Rate this topic:

Author

Messages

jaya
Posts: 3
Online: User is Offline

1/30/2008 2:27 AM
We have downloaded the Virtex4_syskit for using Rocket IO buffer models. The Kit works with standalone Synopsys HSPICE simulator . To use these models in Cadence Allegro SI simulation we have encapsulated these models in Cadence native DML format. The vendor supplied encrypted HSPICE I/O models are encapsulated in a DML macromodel , as described in the document ‘ How to aSIhspice.pdf ‘ and’ Howto wrapHSPICE.pdf ‘ from Cadence support. We have also included the necessary Hspice options and parameters required for the simulation. We find that the netlist is being generated correctly. We need the clarifications for the following 1. The Hspice simulator (Synopsys) on reading the encrypted RocketIO models gives the following error while reading the included file for receiver model . warning unrecognizable command card. We have attached the TX and RX DML file for the reference. Please guide us for the same. 2. The example spice deck file in the sisKit has a PRBS generator included. We have included the PRBS input by a subcircuit call(This is in the stimulus directory of the Virtex4_syskit named vsource_no_jitter_2pt5_Gbps.inc) in the body of the macromodel. Parameters required for simulation are also included. The extracted topology needs a custom stimulus to be defined for the active driver , i.e. the buffer model for RocketIO Tx differential buffer. How are the two inputs , i.e. the PRBS input (subcircuit call ) and custom stimulus treated in this case? Is there any error in constructing our macromodels. 3. designname.tr0 have been generated from the HSPICE run by giving the option ‘csdf’ in hspiceoptions. Can these files be viewed in Avanwaves?
Attachment: rocket_tx.zip Attachment: rocket_rx.zip

bgriffin
Posts: 2
Online: User is Offline

1/30/2008 9:55 AM
Hi Jaya, I'd like to suggest that you look at the Virtex II Pro Kit from Xilinx (Virtex-II Pro Signal Integrity Simulation Kit v3.7) combined together with the Xilinx RocketIO Design-in kit from Cadence (http://www.cadence.com/community/allegro/silicon_designin/kits.aspx?type=FPGA&sort=&abs=1&exclude=). The two kits combine together to present working examples of simulating RocketIO HSpice models in the Allegro PCB SI and SigXp environment. Best regards, brad

jaya
Posts: 3
Online: User is Offline

2/24/2008 11:28 PM
Hi Brad, As per your suggestion I looked into the Virtex- II Pro kit from Xilinx. I could run the example simulations there. Also we assigned the Virtex-II pro RocketTx and RocketRx macromodels to our design , (which actually uses Virtex -4 device) . This also works fine . I guess that there is a problem in our macromodels(which use Virtex4 SPICE models) in the way that the PWL stimulus is fed to the macromodel . Can I get some help regarding this? Regards.

cswanson@integritysim.com
Posts: 2
Online: User is Offline

5/23/2008 3:56 AM
It appears I am running successfully the Virtex-5 FPGA RocketIO Transceiver Signal Integrity Simulation Kit (v5_rio_sis_kit_2_0) version 2.0 release date 5/14/2008. I have a SPICE license but not Avanwaves. I am using Hspui for Windows A-2008.3 Does anyone know if I can view the results in Allegro SI if I don't have an Avanwaves license? Also I have run the Virtex II Pro SI Simulation Kit 3.0 sis_kit_v2p_v3.7 and it runs good. But I now want to use it for the Virtex 5. How difficult is it to change it to run the Virtex 5?

Craig

bgriffin
Posts: 2
Online: User is Offline

5/23/2008 5:57 AM
Two ideas: First, contact Xilinx. They need to know that you want to use their models in the Allegro PCB SI environment. That will enable more collaboration between Xilinx and Cadence. Second, contact your local Cadence field application engineer. He can get you started on the steps required for Allegro PCB SI to work with HSpice models so that you can use the HSpice simulation engine option. brad

cswanson@integritysim.com
Posts: 2
Online: User is Offline

5/23/2008 6:16 AM
I did contact Xilinx and this was their reply "I see from the case notes that you are wondering if you can use the Virtex-II Pro SIS Kit with the Virtex-5 models in order to use the Cadence AllegroSI tool. I have a suspicion that this would not work since the ports and attributes won’t match up between the models. Unfortunately, we don’t work with the Cadence tools very much so I don’t know enough about it to give you more specific guidance. You might try contacting Cadence; they provided a portion of the Virtex-II Pro kit. We can only support the Xilinx provided tools in the configurations that they are designed for."

Craig

Posting to forums is available to community members only.
Login or Register

Forums > Silicon-package-board > Signal Integrity and Modeling > RockeIO Syskit simulation using Sigxp

ActiveForums 3.6