Thursday, November 20, 2008     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: Simulating an imported VHDL
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
Delfo
Posts: 0
Online: User is Offline
8/02/2006 4:04 AM  
Hi everybody
I'm newbie in using Cadence, so pleas forgive me if my question is too banal.
I need to simulate a logic component (so far it's synthetized only in VHDL) which must control an analog circuit. To do this I've imported a VHDL file into Cadence, and it created the 3 views (entity, structural, symbol).But when I put an instance of it in the schematic I want to simulate, I receive the following error message:
Netlister: unable to descend into any of the views defined in the view list "spectre cmos_sch cmos.sch schematic veriloga ahdl" for instance ...

If I've uderstood, I must put in the view list in the Environment window another view, for simulating VHDL imprted, but I have no idea about which view I have to put in...
Thanks in advance
Paolo
synthman
Posts: 17
Online: User is Offline
8/02/2006 8:57 AM  
Hi Paolo,
I suggest you to repost this in the Custom IC or Functional Verification forum this does not fall into synthesis and test area. It would be more informative to say which Cadence tool you're using.

synthman
Posting to forums is available to community members only.
Login or Register

Forums > Digital IC > Synthesis and test > Simulating an imported VHDL


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.