Thursday, November 20, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Synthesis and test

Subject: questions on custom digital IC design
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
Jack
Posts: 1
Online: User is Offline
11/02/2006 1:47 PM  

Hi,

I work for a university and I am fairly new to Cadence. Currently we are working on a project that requires designing digital IC using custom cell libraries. In other words, we will not be using regular Boolean gates like AND, OR, or XOR. The tentative design flow is as follows:

1. Design the transistor-level schematic and layout for each custom logic gate in Cadence;
2. Design structural VHDL/Verilog code using these custom logic gates as components and specify the connectivity;
3. "Synthesize" or "Import" the HDL code into Cadence to automatically create schematic based on the transistor-level schematic of the custom logic gates;
4. Simulate the design in Cadence;
5. Automatically generate the layout.

Well, I am not sure whether this flow is practical or not. But if there are appropriate tools to do these, it'll be extremely helpful. Please let me know what tools we should use to perform these steps. Thanks. I really appreciate it.

Jack
Posting to forums is available to community members only.
Login or Register
Forums > Digital IC > Synthesis and test > questions on custom digital IC design


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.