Thursday, November 20, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Synthesis and test

Subject: No Hold Time Constrains Read In
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
houmanh
Posts: 21
Online: User is Offline
7/30/2007 4:49 PM  
    Hi,

I have a sdc file in which defined the ports hold time and setup time like :
set_output_delay -clock [get_clocks {clk}]  -min 5 -add_delay [get_ports {mem_d}]  //for hold time
set_output_delay -clock [get_clocks {clk}]  -max .3 [get_ports {mem_d}]                  //for setup time

but when i run the nano encounter, I get the message:
No Hold Time Constrains Read In.
As It appear the encounter read setup time and do setup fix, but it doesn't read the hold constrain.
I also tried to change the -min value but I got similar results for hold WNS(which shows the tool didn't respect the hold time)

Can anyone help on this.

Thanks,

Houman
evenditti
Moderator
Posts: 23
Online: User is Offline
7/30/2007 5:42 PM  
I didn't get a chance to test but you either need to change the order of the constraints or need to remove the -add_delay as the constraint are not for the same timing type. The -add_delay is typically for associating a timing with a second clock.
Eric Venditti
Posting to forums is available to community members only.
Login or Register
Forums > Digital IC > Synthesis and test > No Hold Time Constrains Read In


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.