Tuesday, January 06, 2009     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Synthesis and test

Subject: flat netlist
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
bahrami
Posts: 3
Online: User is Offline
1/17/2008 9:27 AM  
Hi all,

i tried to generate a flat netlist with RTL Compiler! i used the following command before elaborate command

set_attribute    ungroup   true   /hdl_libraries/default/architectures/top

and although after "synthesize  -to_generic" i see the message:

"Removing temporary intermediate hierarchies under top"

but the final netlist is hierarchical!

thank you!
masoud
grasshopper
Posts: 48
Online: User is Offline
1/22/2008 7:53 PM  
Hi Masoud,

I never used that attribute but is there any reason why you cannot use the 'ungroup' command after elab. That is what I have done in the past for RC and DC flows. I cannot think of any reasons why that would not work.

good luck,
gh-
bahrami
Posts: 3
Online: User is Offline
1/24/2008 11:16 PM  

Hi,

thank you for the comment.

after elaborate,i set the ungroup attr. for all the instances in the design. but the final netlist is not flat. 

with other tools (dc, ambit) was quiet easy to do this. maybe i should check the other attribute in the script, to see if there is conflict with ungroup.

br,
masoud
grasshopper
Posts: 48
Online: User is Offline
1/25/2008 2:15 PM  
Hi Masoud,

did u try 'ungroup -flatten' This is the identical use model to DC and works just as well in RC. I just tried it and it seemed to work as advertised. Are you seeing something different ?

gh-
bahrami
Posts: 3
Online: User is Offline
1/27/2008 11:38 PM  
Hi,

great! with this command it works properly.

thanks again,
masoud
Posting to forums is available to community members only.
Login or Register


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.