Tuesday, January 06, 2009     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Synthesis and test

Subject: few ques ..
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
dhruv86
Posts: 1
Online: User is Offline
2/06/2008 5:50 PM  
I just started using RTL compiler and need some ques answered / confirmed . Following are the things i gotta do . Each query is followed by the thing that i figuered out- 1. report timing b/w all inputs and outputs -- report timing -endpoints -- OR -- report timing -from [all::all_inps] -to [all::all_outs] 2. max frequency for the block -- 3. netlist hierarchy -- ungroup -flatten Thanks
grasshopper
Posts: 48
Online: User is Offline
2/12/2008 8:20 AM  
Hi dhruv86,

your message is unfortunately a little too brief hence I am not exactly sure what you were looking for but will take a stab:

1 - report timing b/w all inputs and outputs -- report timing -endpoints -- OR -- report timing -from [all::all_inps] -to [all::all_outs]
report timing -endpoints display the slack to all endpoints in the design. Does not sounds like what you want
report timing -from [all::all_inps] -to [all::all_outs] display the worst path between inputs and outputs
not sure what your needs are but you may want to do something like this instead
report timing -from [all des inps] -to [all des outs] -num_paths N
the all des syntax is a little cleaner and if you do -h there is a bunch of useful options there. The -num_paths is assuming you
do not only want the worst guy but a number of them
2 - max frequency for the block
foreach clk [find / -clock *] { report timing -to $clk }
This will display the WNS to each clock and then it is simple math to convert from period to frequency
3 - netlist hierarchy -- ungroup -flatten
Not sure what you want to do here. ungroup -flatten will remove all the hierarchy from the design. Usually that is not desirable
since it limits the tools ability to do resource sharing and the such. If all you want is a report you can simply use
report area
or
report hierarchy

good luck,
gh-
Posting to forums is available to community members only.
Login or Register


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.