Saturday, July 05, 2008     Register | Login | Search | Contact Us
     
Home
Forums
Subject: BuildGates memory error
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
Naderi
Posts: 24
Online: User is Offline
5/02/2008 1:57 PM  
hello all,

i am using Cadence BuildGates tool to synthesis rtl for cmos90nm STM technology. The logic is as big as half a million gates. My issue is the BuildGates stops working after a few hours try with following error:

  INTERNAL_ERROR: (mem_enomem2_from) - no memory available for allocation. Exiting...

Is there any solution for this error?
I am using all memory of a sun machine (SunOS merlin 5.8 Generic_117350-50 sun4u sparc SUNW,Ultra-1000).

any idea is welcomed.

Thanks,
Ali
grasshopper
Posts: 47
Online: User is Offline
5/02/2008 6:43 PM  
Hi Ali,

sounds like you need to add more memory to your ol' sun machine

gh-
Naderi
Posts: 24
Online: User is Offline
5/16/2008 10:46 AM  
Hi,
I am not sure, because the tool can always use virtual memory that is very large. I think, there should be an option for heirarchy synthesis, which uses memory more efficient.

Ali
Posting to forums is available to community members only.
Login or Register

Forums > Digital IC > Synthesis and test > BuildGates memory error


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.