Thursday, November 20, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Formal verification

Subject: abort points
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
crackoner
Posts: 2
Online: User is Offline
7/19/2006 6:43 PM  
i'm running an rtl2gate verification and i'm running into abort point issues.  the gate level netlist has scan and clock gating inserted.  i'm running version 05.10-s200

i have the "set flatten model -gated_clock" switch set. 

i've tried running a "compare effort high" run after the medium run.
i've tried "set compare option -part flow" (undocumented) with "compare effort low"

i've run out of ideas, and i can't find any documentation anywhere on how to deal with abort points.  the cone of logic doesn't seem to complicated: there are 3 DFFs and 1 PI feeding this cone. 

i was able to verify the same design using synopsys formality. 
croy
Posts: 54
Online: User is Offline
7/20/2006 12:28 PM  

Can you try 'analyze abort -verbose' and then 'analyze abort -compare' in release 6.1? (without -part flow)

Chrystian Roy
Conformal CoreComp AE
crackoner
Posts: 2
Online: User is Offline
7/26/2006 12:13 AM  
chrystian,
your suggestion resolved all the abort points i had. can i assume that it's not neccessary to run the "analzye abort -verbose" before the compare step?

thanks for your help,
crack
croy
Posts: 54
Online: User is Offline
7/26/2006 5:18 AM  
Hi

Correct. No need for 'analyze abort -verbose' if 'analyze abort -compare' did the trick.

We're getting very good success with that command in 6.1.

Chrystian
Posting to forums is available to community members only.
Login or Register


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.