Wednesday, December 03, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Formal verification

Subject: Mapping
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
micro
Posts: 1
Online: User is Offline
2/02/2006 12:16 PM  
Hi All,

I am new to using Conformal. Is there a way to do a one-many mapping. I saved the current mapping and observed the map file and everything is 1-1 mapping. I tried to manualy edit the map file for 1-many but had errors in reading then. Is there a solution.

Also, I used the LTX in conformal custom to extract verilog code from transistor level netlist. Do you know a way to see that code (or save it).

Thanks
Micro
makkarm
Posts: 9
Online: User is Offline
2/04/2006 7:38 AM  
Hi Micro,

Mapping
=======
Technically, mapping is always 1 to 1! One DFF from golden can only map to One DFF on the revised. I am going to make two assumptions of what could be going on your design based on the question.

#1:Unfolded DLAT's in the revised:
You will need to use the command
SETUP> set flatten model -latch_fold
which will fold the master & slave latches in your design to DFF. This way the mapping happens cleanly

#2:Cloned Registers:
If you have multiple DFF's in the gate-level that need to match to a single DFF in the golden, then it is a case of register cloning. For such cases you need to specify all your multiple cloned registers, DFF's are equivalent, with the command
SETUP> add instance equivalent . . -revised This specifies DFF1, DFF2, DFF3 are all equivalent or cloned in the gate-level design. Therefore all three flops will automatically map to 1 DFF in the golden and hence achieving your "1-to-many" mapping scenario.

LTX Question:
=============
Once you have abstracted your transistor/spice level design, you can write out the resulting verilog with
SETUP> write design -verilog

Since I made some assumptions earlier, I will ask you contact sourcelink as they have experts who can debug the issues for you directly.

Best Regards
Masood
Posting to forums is available to community members only.
Login or Register


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.