Wednesday, January 07, 2009     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Floorplanning, Place and route

Subject: design.io assignment file generation.
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
vlsi_dude
Posts: 55
Online: User is Offline
5/22/2007 4:36 AM  
Hi all, I am using cadence "Soc Encounter 5.2" in which i imported "design.v" & "design.sdc" from RTL compiler 5.2. How and from where to get "design.io" file to import in "IO Assignment" file option in the basic form of "design import". thanks!
BobD
Posts: 80
Online: User is Offline
5/22/2007 7:02 AM  
Hi vlsi_dude,

The IO Assignment file is an optional input. It can be used to instruct the tool where to place IO pins (in a block level design) or IO cells (in a chip-level design). If you want the tool to determine these locations automatically, you can leave this field blank.

More typically, the locations of IO pins or IO cells are brought in after the Design Import step via a DEF file or a First Encounter ".fp" file. These floorplan files can also define things like the design size, the power grid, and FIXED hard macro locations. If you don't have a DEF or a .fp file, the tool will automatically determine a design size depending on the area of the instances in your Verilog netlist, and when you run "placeDesign" your IO pin locations will be automatically determined.

If you're working on a block within a hierarchical design, First Encounter can generate the DEF or .fp file. The right thing to do depends what stage in the design process you're in (early on making estimates vs. late in the process and requiring detailed implementation) and whether your metodology is more tops-down or bottoms-up.

Hope this helps,
Bob
lisiang
Moderator
Posts: 48
Online: User is Offline
5/22/2007 10:02 AM  
to add to Bob's comment. You can write out a sample copy of the design.io after you have "create a floorplan" (you need to fill in the blk size or util., aspect ratio...).
vlsi_dude
Posts: 55
Online: User is Offline
5/24/2007 12:01 AM  
Hi BobD!, I'm working with chip level design which have only pink colured blocks.I'm in the early in the process i.e just after design import. Methodology followed is tops-down. Thanks!
Posting to forums is available to community members only.
Login or Register
Forums > Digital IC > Floorplanning, Place and route > design.io assignment file generation.


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.