Tuesday, January 06, 2009     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: synchronization between clocks
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
jerry2008
Posts: 1
Online: User is Offline
8/15/2007 2:16 PM  
I have two clock in my design, clk1 and clk2 (generated from clk1 with half frequency with a flop). I also output clk2 for input data synchronization (data can only be input when clk2 is high). Here are my questions


(1) how to align the edges of clk1 and clk2 at the ports (as in the case of behavioral simulation)?

(2) how to sync the input data with clk2 as in behavioral level? since primary input clk is buffered a lot before it reaches the register that latches the data, which in turn is buffered from the primary input port too, is it possible to specify that they arrive at the reg at the same time?

(3) should I set false path between regs in these two clks?

(4) do I need to specify set_clock_latency -source for clk2? if so, it is just the delay of the flop?

(5) a more general question is should I use the same sdc for clk1 and clk2 for prects and postcts?

Thanks in advance!

-Jerry

Posting to forums is available to community members only.
Login or Register

Forums > Digital IC > Floorplanning, Place and route > synchronization between clocks


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.