Thursday, September 09, 2010     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Floorplanning, Place and route

Subject: Die Size Estimation
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
sandeepv
Posts: 5
Online: User is Offline
12/20/2007 9:02 PM  
What are the criterias to follow while estimatin DIE size? Did there any standard procedure for DIE size calculation. Best Regards Sandeep
ssunder@sioptical.com
Posts: 24
Online: User is Offline
1/01/2008 10:29 AM  
You can start with the area summation provided by RTL compiler or any other synthesis tool of your choice. From here on its all rule of thumb calculations. In smaller technologies I have found that densities around 75% is the max a design can route. Factor this in. CTS typically adds about 5% area. This depends on your design, but this is what I have seen. Between CTS, timing power stripes etc add a total of 10% max. Start with this number and try out a cursory floorplan and do a quick route. Hope this helps. Maybe Kari/Bob etc. can share their experiences as well.

Sanjay
sandeepv
Posts: 5
Online: User is Offline
1/01/2008 7:49 PM  
hi sanjay,


thanks, i think this will help me alot .
likewise, is there any procedure for calculating power stripe widths....


Regards
Sandeep
Kari
Posts: 81
Online: User is Offline
1/03/2008 12:59 PM  
Hi Sandeep,

Sanjay's advice for die size sounds good to me. Most of the designs I have worked on were I/O-limited, so the die size was already defined by that. But when working on hierarchical blocks, depending on the technology and number of metal layers, we usually try to start the designs around 55 or 60% std cell util. The goal is to not exceed about 75% when the design is complete (clock trees added, design optimized, hold buffers added, etc.) Sometimes you can go higher, depending on pin density, complexity of the design, etc (which all relate to routing congestion). We just start with these numbers, then adjust up or down after some experimenting. This is where the quickness of trialroute and extractRc come in very handy! If something looks promising, we go on to nanoroute and QRC just to be sure things will still look ok.

As for power stripe widths, these are usually back-of-the-envelope calculations. If you have a wirebond design, you can probably work up a spreadsheet that has the total expected power of the design, the widths and spacings of the stripes, voltage, design size, resistivity of the layers, and calculate a voltage drop. Then keep adjusting the width and spacing numbers until you get an acceptable drop, and start with that. Maybe add a fudge factor somewhere just to err on the conservative side. For flip chips, the calculations are not so easy, but you need much less striping in a flip-chip anyway since power comes down from bumps all over the core. So pick something to start with and do an IR analysis as early as possible.

Hope that helps,

- Kari

- Kari
Posting to forums is available to community members only.
Login or Register


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.