Thursday, January 08, 2009     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Floorplanning, Place and route

Subject: Use of virtual Clock in SDC
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
karankoti@in.ibm.com
Posts: 1
Online: User is Offline
4/01/2008 9:45 AM  
While working on a core physical design, do the I/O delays in the SDC file necessary to be modelled wrt a virtual clock to depict the top level clock. If i have a heirarchial clock in the design which in the top level chip would connect to the top level clock then can the I/O delays be modelled wrt the heirarchial clock which has physical existance in the core level design.
BobD
Posts: 80
Online: User is Offline
4/29/2008 7:49 AM  
Conceptually, a virtual clock is any clock that does not have sinks within the block you're working on, so when you're seeking to model IO delays relative to a top level clock that is not present in the block a virtual clock is a great way to model this. If instead, the clock is both at the top level -and- has sinks within the block you're working on you can define your IO delays relative to the clock and it would *not* be virtual. However, in this second scenario it is sometimes advantageous to still model IO delays relative to a virtual representation of the clock because it gives you the flexibility of defining what the virtual clock latency is with a single statement in your SDCs, whereas if you choose to model IO delays with real clocks (ie, non-virtual) the IO clock latency is determined by the insertion delay of the clock tree is as observed within the block. Optionally, you can include the source latency in the IO delay values, but then your IO timings are locked to a pre-determined latency value which is hard to adjust later since it requires updated each and every IO delay value.

Hope this helps,
Bob
Posting to forums is available to community members only.
Login or Register
Forums > Digital IC > Floorplanning, Place and route > Use of virtual Clock in SDC


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.