Thursday, January 08, 2009     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: Physical cell positions in layout
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
touqeerazam
Posts: 2
Online: User is Offline
4/24/2008 10:01 AM  
Hi everyone, can anyone plz tell me how can I extract physical gate positions on chip from its layout. I am very new 2 Cadence. So if very briefy u could plz write me how can i go from VHDL code 2 abstract layout (contains gate positions only). regards Touqeer
Tongju
Posts: 13
Online: User is Offline
4/24/2008 10:13 AM  
If the chip is implemented flatten, you can try those:
-- export a def file, (file->Export->DEF), then, from the def file, the "COMPONENTS" section will give you locations for all the instances.
-- inside Virtuso layout editor, the "Edit->Search" will let you search instances by their name, and then, select them, and query their location.
-- If you have Virtuoso VXL, you can do schematic--layout cross probe.
If there are physical hierarchy, you have to look into individual layout view and convert their (x y) into top level when needed.

Tongju
touqeerazam
Posts: 2
Online: User is Offline
4/24/2008 10:26 AM  
Thanks Tongju,

I am sure this will be useful. I am working on SSTA implementation; and my tool needs to be feed with physical cell positions for timing analysis. Is it possible to genearate any file (netlist) which contains phyiscal gate locations and my scripts can then read this file for timing? I need to add automation to this timing flow so manual selection will not be feasible.

Best regards
Touqeer
Tongju
Posts: 13
Online: User is Offline
4/24/2008 11:51 AM  
Does exporting a DEF file help? Another way is to write a skill program to print out the instance locations, like:

cvid=geGetEditCellView
foreach(inst cvid~>instances
printf("%s %L\n" inst~>name inst~>xy)
)

Tongju
eminemshow
Posts: 75
Online: User is Offline
4/24/2008 9:04 PM  
Posted By Tongju on 4/24/2008 11:51 AM
Does exporting a DEF file help? Another way is to write a skill program to print out the instance locations, like:

cvid=geGetEditCellView
foreach(inst cvid~>instances
printf("%s %L\n" inst~>name inst~>xy)
)

Tongju
Tongju, I think he needs to tailor your SKILL script to output the format that his SSTA tool can read. That SSTA tool does a location based OCV.
abhiroy03
Posts: 7
Online: User is Offline
4/25/2008 3:54 AM  
You can also try using dbInstLoc command.

set instptr [dbGetInstByName ]
dbInstLoc $instptr
Posting to forums is available to community members only.
Login or Register

Forums > Digital IC > Floorplanning, Place and route > Physical cell positions in layout


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.