Thursday, January 08, 2009     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Floorplanning, Place and route

Subject: All, I need good idea when making CTS of clock gating structures.
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
eminemshow
Posts: 75
Online: User is Offline
5/15/2008 10:41 PM  

All, I need good idea when making CTS of clock gating structures.

Due to some reasons, my clock tree has Latch & AND gate structures. And I can not change this to ICG. The terrible thing is that, I have to balance the Latch CK pin and AND A1 pin clock latency. How can I do this in SOC-E. I have tried several methods, but all failed.

Waiting for your solutions.
bougantp
Posts: 19
Online: User is Offline
5/16/2008 1:16 AM  
Hi,

there is new functionality coming with 7.1usr2, and one of them is exactly what you are asking for:
In CTS we have the possibility to defined dynamic macro model where in fact you define the pin where you want apply the shift, but you do not specify a value like standard macro model, you define a ref pin. This pin must be define as a through pin.
Dynamically, CTS will balance the pin defined in your dynamic macro model with the attached ref pin.
In your case you have to define a dynamic macro model on the CK pin of your latch, and the reference pin is the A1 pin of your AND.

71usr2 will get out soon.... In the meantime, what you can do, is to 1st run CTS, where you defined the root clock to your AND output pin, 2nd characterise the latency, 3rd run a new CTS on the wall clock, defining a macromodel on you Latch CK pin with the value equivalent of what you just characterize.
It is not very fun, especially if you have many structure like this.... But I guess you can script it.

Pat.
eminemshow
Posts: 75
Online: User is Offline
5/16/2008 10:57 PM  
Posted By bougantp on 5/16/2008 1:16 AM
Hi,

there is new functionality coming with 7.1usr2, and one of them is exactly what you are asking for:
In CTS we have the possibility to defined dynamic macro model where in fact you define the pin where you want apply the shift, but you do not specify a value like standard macro model, you define a ref pin. This pin must be define as a through pin.
Dynamically, CTS will balance the pin defined in your dynamic macro model with the attached ref pin.
In your case you have to define a dynamic macro model on the CK pin of your latch, and the reference pin is the A1 pin of your AND.

71usr2 will get out soon.... In the meantime, what you can do, is to 1st run CTS, where you defined the root clock to your AND output pin, 2nd characterise the latency, 3rd run a new CTS on the wall clock, defining a macromodel on you Latch CK pin with the value equivalent of what you just characterize.
It is not very fun, especially if you have many structure like this.... But I guess you can script it.

Pat.

Bougan:

I think the feature in 7.1 is the best solution, for your advice, I think it is really the best workaround. It is a tough job when I have several levels of clock gating structure....hoho.

BRs
Posting to forums is available to community members only.
Login or Register
Forums > Digital IC > Floorplanning, Place and route > All, I need good idea when making CTS of clock gating structures.


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.