Wednesday, December 03, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Special Topics > Low power

Subject: Designing for low-power
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
Chris_Byham
moderator
Posts: 5
Online: User is Offline
10/12/2006 9:56 AM  

Hi All,

Well, it's a bit quiet in here, so I'll post and see if I can stimulate something here.

 

Before I start, I’d like to say that folks shouldn’t feel restricted to just discussing Cadence tools or issues with them in here. This is a low-power forum, and I’d like to see some discussion and debate on techniques and ideas just as much as seeing posts about specific tools (ie anything goes, as long as it is roughly on-topic).

 

So, designing for low-power:

 

Is power a consideration?

 

What do you, as a designer, do to limit static (leakage) or dynamic power?

 

How does power rate in the “traditional” trade-offs of Area, Speed and Tape-out date?

 

Does your management understand power is an issue to you?

 

I’ll see if this gets a few replies before I give my own answers.

 

Chris
ranga
Posts: 2
Online: User is Offline
3/26/2007 10:30 PM  
Hi,

Yes Indeed power is a cosideration now.(<130 nm regime).
In my project I use Clock_gating to reduce Dynamic power.
Leakage no presription.

If possible Can u let us know about the Power considerations with changing Technologies and their dependencies(esp 65 nm)


Ranga
lukelang
Posts: 18
Online: User is Offline
7/11/2007 5:31 PM  
Ranga,

As you move to 65 nm technology, you will see a huge increase in leakage power. Power shut off (PSO) is emerging as a common method for controlling leakage power. You simply turn off the blocks that are not being used so they don't dissipate leakage power. For example, if you are listening to music on a video iPod, the video processing circuits are not used and can be turned off to reduce leakage power.

Supply voltage is another thing to consider. Both dynamic and leakage power are directly proportional to voltage. Many designs are using Multiple Supply Voltage (MSV). For lower performance blocks, you can use a lower supply voltage for power reduction. For higher performance blocks, you can use a higher supply voltage for performance improvement.

Some really advanced designs use Dynamic Voltage, Frequency Scaling (DVFS). Here, you dynamically adjust the supply voltage to match the performance required. When you need high performance, you can crank up the voltage to speed up the circuits. When you don't need high performance, you can drop the voltage to save power.

While these design techniques reduce power dissipation, they come at a cost of increased design complexity. The Common Power Format (CPF) and Cadence's low-power solution have been designed to manage this design complexity (and risk). Please visit http://www.cadence.com/lowpower/ for more details.

Luke
Posting to forums is available to community members only.
Login or Register
Forums > Special Topics > Low power > Designing for low-power


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.