Thursday, January 08, 2009     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Silicon-package-board > PCB Design

Subject: Extra routing room by suppressing pads
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
brianh
Posts: 1
Online: User is Offline
3/07/2006 6:18 AM  

I'm laying out a 16-layer board that calls for unused pads to be suppressed on layers 3-14.  I'm accomplishing this by using the "Internal Layer - optional" checkbox in Padstack Editor and the "suppress unconnected pads" checkbox in the Manufacture-Artwork dialog in Allegro.  What I would like to do is use the extra room given by suppressing the unused pads for routing.  Is there a way to only show the used pads during routing?  Ideas of how this could be done (but I don't know how to implement any of them) include turning each pad on or off by layer (labor intensive), setting all pads "off" until connected on a particular layer (or starting with a small pad and then oversize the pad if a connection is made) or somehow backannotating from the gerber files.

It seems a big waste to have all that extra room to go unused.  Thanks in advance for your help.  I'm using version 15.2.

brian
jcteyssier
Posts: 0
Online: User is Offline
3/07/2006 12:19 PM  
The pads will be put out only at gerber level.
But for me, triyng to use the "extra" space" left by removing pads is not a great idea:
you will have issues in order to manufacture the board (you wil be to close of holes)
GigaDyne
Posts: 3
Online: User is Offline
3/08/2006 2:59 AM  

one way is 2 use different physical and spacing types (e.g. pwr for all power net) and define padstacks only for these types with inner layer pad sizes equal to the drill
make all copper to pwr spacinging on all layers equal to the fab drill to copper requirements (0.2-0.25mm being most common) and assign the pwr types to have precidence over all other types.
Alex1202
Posts: 7
Online: User is Offline
4/20/2006 2:19 PM  

That's only for gerber level, but not for layout , can you take advantage of the rest room? I think that's impossible,

Posting to forums is available to community members only.
Login or Register
Forums > Silicon-package-board > PCB Design > Extra routing room by suppressing pads


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.