Thursday, January 08, 2009     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Silicon-package-board > PCB Design

Subject: testprep parameter question
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
mihaii
Posts: 0
Online: User is Offline
4/11/2006 3:02 PM  
In Allegro 15.2 I had this test thru via V30C16D.

I would like to use this same via as a test point in 15.5.1 but I don't know how to set it up.
Can someone help me with this?
Thanks,

Mihai





Randy R.
Posts: 52
Online: User is Offline
4/11/2006 3:11 PM  
Manufacture->TestPrep->Automatic->Parameters->Padstack Selections

G'Day,
R²
G'Day,
R²
mihaii
Posts: 0
Online: User is Offline
4/11/2006 3:54 PM  
I have made this change.
But when I try to go Testprep manual -> Add I get this message.
E- Can't create probe: Pad Too Small





Randy R.
Posts: 52
Online: User is Offline
4/11/2006 3:58 PM  
Check your "Min pad size" in the "General Parameters" tab.
G'Day,
R²
mihaii
Posts: 0
Online: User is Offline
4/11/2006 4:22 PM  
I have changed the min pad size to 0.0 just like in 15.2.
When I try to manually add a test point now it creates a test point, but does not replace the via with the right via that I assigned in the Tesprep Param->Padstack Selections.
Randy R.
Posts: 52
Online: User is Offline
4/11/2006 4:48 PM  

At the bottom of the Padstack Selections tab, click on the "Load new existing vias" button.  If you get multiple lines that you don't need, right-click on the line and select "Delete".  Then check the "Replace vias" box, then enter the "BOTTOM Side Replacement", then check the "Enable" box.
G'Day,
R²
mihaii
Posts: 0
Online: User is Offline
4/12/2006 8:59 AM  
Your suggestions worked up till "Enable".
It will not let me enable the new via, and every time I get to the padstack selection window the bottom window is always empty.





Randy R.
Posts: 52
Online: User is Offline
4/12/2006 9:17 AM  
You can't "Enable" until you fill in the "Bottom Side Replacement".  Also, the existing via should be what you're using as non-testpoint vias and the Bottom Side Replacement should be your testpoint via (two different padstacks).  Therefore, your row in the bottom section will have two different padstacks listed.
G'Day,
R²
mihaii
Posts: 0
Online: User is Offline
4/12/2006 10:25 AM  
Randy,

You're a genious man.
I finally got this stupid tespoint add going.  It seemed so easy in 15.2 and so complicated in 15.5.1.
Thank you again.

Mihai
Posting to forums is available to community members only.
Login or Register
Forums > Silicon-package-board > PCB Design > testprep parameter question


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.