Friday, May 18, 2012     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Silicon-package-board > PCB Design

Subject: who can explain this?
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
watchdog1976
Posts: 30
Online: User is Offline
11/15/2007 12:15 AM  
"This must be adhered to for multi-up arrays to insure no trace breakage when de-paneling the array"


i can not understand the exact meaning of above sentence.
especially some key words:
(1)multi-up;
(2)array;
(3)breakage;
(4)de-paneling;

who can explain the meaning of these key words and above sentence?
the more deatiled, the better.

thanks in advance!
Malmir
Posts: 17
Online: User is Offline
11/15/2007 12:36 AM  
A panel is a pcb on some what 60 cm * 60 cm that contains 1 - N smaller boards who is the actually customer pcb.

Not shure but no breakage when depaneling, could be the capability to avoid tracks breaking, when you remove a single board from the panel.

Multi-ups and array. could be that the manufactor have a system that carries several panels. When depaneling pcb's from all panels at one task, demand very precise setup of the panels to avoid cutting into a pcb on one of the panels.


But it would be much more easy to reply on, if the complete text was precent.
watchdog1976
Posts: 30
Online: User is Offline
11/15/2007 12:48 AM  

Your explanation is very good and helpful for me. especailly the explanation of "panel" .

another quesion is if track = trace? if it is the same meaning in diffenrent words.

thanks.
watchdog1976
Posts: 30
Online: User is Offline
11/15/2007 12:54 AM  
the complete text is:

Traces should not be placed closer than 0.30 inch to the edge of the panel(edge of trace to edge of panel).
1)This must be adhere...................................
Posting to forums is available to community members only.
Login or Register
Forums > Silicon-package-board > PCB Design > who can explain this?


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.