Friday, May 18, 2012     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: Masking vias not used as test points
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
mihaii
Posts: 0
Online: User is Offline
5/24/2005 8:57 AM  
Is there any easy way to mask on the bottom any vias that are not used as test points.
Padmin
Posts: 0
Online: User is Offline
5/24/2005 9:25 AM  
You can define your typical padstack via without soldermask on the bottom (Null). Then when you run TestPrep, use a via with soldermask defined on the bottom layer. Hope this helps!
mihaii
Posts: 0
Online: User is Offline
5/24/2005 9:33 AM  
How do I replace all the vias except the test point vias with this via without soldermask on the bottom?
Padmin
Posts: 0
Online: User is Offline
5/24/2005 9:40 AM  
Once you have modified your via padstack so there is no SM on the bottom, use Tools > Padstack > Replace to replace/update your standard vias (if you did not change the via padstack name, use the same name in the Old and New fields). The testpoint vias should be a different padstack name so those won't be changed.
mihaii
Posts: 0
Online: User is Offline
5/24/2005 12:16 PM  
That worked.
Thanks
Posting to forums is available to community members only.
Login or Register

Forums > Silicon-package-board > PCB Design > Masking vias not used as test points


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.