Thursday, November 20, 2008     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: Propagation Delay on PCB track
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
visiontek
Posts: 30
Online: User is Offline
7/08/2008 9:49 PM  
Hello Everybody

 I am new to High Speed designing I Working with ATMEL processor and SDRAM. I have a Evalution board ATMEL processor where address and Data lines from processor to sdram are routed with 36 mm. how he calluculated this trace length.(I have knowledge on propagation delay calluculations)


Thanks in advance.

Regards,
N Raghuram
bluecad
Posts: 16
Online: User is Offline
7/08/2008 11:01 PM  
Hi,
The length of high speed lines (min or max) (clock, address or data, strobe) are calculated according to timing simulations. (setup and hold time)
Matching of a bus, for example 1mm matching in all data signals, is found satisfied timing specs.

Regards,

FERHAT YALDIZ
purikku
Posts: 20
Online: User is Offline
7/09/2008 12:47 AM  
I agree with ferhat, in our case we have a simulation team who do the task then they will instruct us on what to do with the wiring (eg length, line widths, wiring layer). If you know how to simulate then it would be a easier task. Good day.
Posting to forums is available to community members only.
Login or Register

Forums > Silicon-package-board > PCB Design > Propagation Delay on PCB track


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.