Thursday, July 29, 2010     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Silicon-package-board > PCB Design

Subject: Back annotation error
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
angelj
Posts: 6
Online: User is Offline
7/17/2008 5:39 AM  
Hi all,

while back annotating from allegro to capture i got these errors.

i hav swapped the pins in layout .

wat is the solution for this.

pls reply





* Generating Backannotation file

*

********************************************************************************

Allegro Board File:

D:\HDG026D_dev\DPHA_PROTO\DSN\SCH\allegro\DPHA_17-07-08_2.brd

Netlist Directory:

d:\hdg026d_dev\dpha_proto\dsn\sch\allegro

Output File:

d:\hdg026d_dev\dpha_proto\dsn\sch\allegro\dpha_preasic.swp

 

Spawning... "E:\Cadence\PSD_14.2\tools\capture\pstswp.exe" -swp -d "d:\hdg026d_dev\dpha_proto\dsn\sch\dpha_preasic.dsn" -n "d:\hdg026d_dev\dpha_proto\dsn\sch\allegro" -s "d:\hdg026d_dev\dpha_proto\dsn\sch\allegro\dpha_preasic.swp" -c "E:\Cadence\PSD_14.2\tools\capture\allegro.cfg"

Starting the Swp file dumping process ....

 

 *******************************

 

 *  Loading netlist files ...  *

 *******************************

 

Loading... d:\hdg026d_dev\dpha_proto\dsn\sch\allegro/pstchip.dat

Loading... d:\hdg026d_dev\dpha_proto\dsn\sch\allegro/pstxprt.dat

Loading... d:\hdg026d_dev\dpha_proto\dsn\sch\allegro/pstxnet.dat

packaging the design view...#228 DDB_ERROR: Cannot package prim inst '@dpha_preasic.schematic1(sch_1):i1599362@dpha_preasic.\gp2w0112yp.normal\(chips)' in any sections of physical part 'GP2W0112YP_GP2W0112YP_GP2W0112Y'.  Check the pin definitions for each section in the chips_prt file.

#53 DDB_ERROR: Null object id specified in call to ddbPackInstInSections.

Error: Line 0 in file :

              Could not pack inst OPName> in sections 

            Detected in function: ddbiPkgDesign

#53 DDB_ERROR: Null object id specified in call to ddbStopGen.

Error: Line 2945 in file d:\liju\hdg026d_dev\dpha_proto\dsn\sch\allegro/pstxnet.dat:

              Could not package design vi

ew 

            Detected in function: ddbLoadPstXFiles

#1 Error   [ALG0036] Unable to read logical netlist data.

#2 Aborting Swap file creation... Please correct the above errors and retry.

 

Exiting... "E:\Cadence\PSD_14.2\tools\capture\pstswp.exe" -swp -d "d:\hdg026d_dev\dpha_proto\dsn\sch\dpha_preasic.dsn" -n "d:\hdg026d_dev\dpha_proto\dsn\sch\allegro" -s "d:\hdg026d_dev\dpha_proto\dsn\sch\allegro\dpha_preasic.swp" -c "E:\Cadence\PSD_14.2\tools\capture\allegro.cfg"

 
angelj
Posts: 6
Online: User is Offline
7/17/2008 9:14 PM  

hii all,

solved the problem.it was because a part named GP2W0112YP contained two pin numbers with same name [ie GND]
one of the GND pin was made with pin type power.
It is renamed and the error gone.
Posting to forums is available to community members only.
Login or Register
Forums > Silicon-package-board > PCB Design > Back annotation error


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.