Wednesday, February 08, 2012     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: adding ahdl parameters to schematic
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
aijazbaig1
Posts: 15
Online: User is Offline
2/23/2007 7:43 AM  
I want to include parameters, i.e. module parameters to the schematic. The schematic is 1 level above the ahdl code and the simulator is supposed to simulate it using the ahdl code.
However when I include the parameters in the code and use the ahdl parser, it complains that it cannot find the declaration of those parameters anywhere.
Is there a way in which we can specify those parameters which the module might be needing in the schematic/symbol itself so that when a new cell ahdl view is generated based on it, the parameters are already included in the code..

Hoping to hear from u,

Aijaz.
jbdavid
Posts: 9
Online: User is Offline
8/14/2007 3:05 PM  
I normally start with the Create New Cellview- (suing Verilog-A editor ) from the library manager..
I set my editor to nedit (www.nedit.org) and use the Verilog-A.pats file you can download from their website.. (or by email to j.david@ieee.org)
each time you save and exit - the system will do a syntax check, and then, if it passes, it will build the required symbol view for it..
(if you answer yes.. )

If you START with a symbol, any parameters you add will be added to the CDF automatically when you "check and save" your veriloga view..
-- BUT THATS not what you are asking..

After that, If I create another view (ie Verilog-AMS) those parameters that exist in the CDF are automatically included in the new verilog-AMS view.. ..

So there MUST be a way to do it..
from icfb menu .. Tools -> CDF -> edit
enter lib and cell name
under component parameters
"Add" -(as first parameter or after (existing) parameter name)
set paramtype to "string"
parse as number to "yes"
units "don't use"
parseAsCEL "yes"
store default NO
the NAME is the parameter name you get in your verilog-A view (spectreHDL is obsolete now!)
the PROMPT is what you'll see when you "q" the instance of this to set the parameter - by default its the same as the NAME
the defValue is the default value (if set it will be in your verilog-ams verilog-a view when you create a new cell view)
the display parameter can be blank, - but the auto created parameters get
"artParameterInToolDisplay('name)"

any CDF parameter you add this way will be added to your verilog-A or verilog-AMS view..
HTH jbd\




AMSamirj
Posts: 10
Online: User is Offline
10/03/2007 3:57 PM  
If you define parameters in Verilog-A, their values can be overridden from the symbol on the schematic. The Verilog-A code will not be changed but instead, the schematic value will override the default value in each instantiation line in the netlist.

To see this in action, create a new Verilog-A cell and look at the CDF from CIW->Tools->CDF->Edit.

Regards,

Samir Jafferali

Posting to forums is available to community members only.
Login or Register

Forums > Custom IC > Custom IC Electrical Design > adding ahdl parameters to schematic


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.