Wednesday, February 08, 2012     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Functional Verification > Simulation, Acceleration, Emulation

Subject: Memory utilization
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
sreeramr
Posts: 0
Online: User is Offline
4/18/2007 9:02 AM  
Hi All,
I am trying to understand why IUS 5.83 utilizes more physical memory for REG datatype than BIT datatype. For example
`define    MAX_MEM    1048576*4
module    sv_test;
reg    𖏷:0]    memoryΎ:`MAX_MEM-1]        // unpacked
integer    i;
initial
begin
    for (i=0; i<`MAX_MEM; i++)
     begin
      memory[i] = 0;
         end
     $display ("array data %d", memory𖓕]);
     $display ("array index %d", i);
end
endmodule

In this example, the array uses twice as much RAM since it is of type REG. Can some one please explain why this is so?

Thank you
davea
Posts: 3
Online: User is Offline
4/18/2007 9:11 AM  
In SystemVerilog, BIT is defined as a two-state variable, while REG is defined as a four-state variable. Since REG has twice as many states, it needs twice as much physical memory.

Hope this helps!

Dave Allen
Posting to forums is available to community members only.
Login or Register


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.