Thursday, July 29, 2010     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: ncsim, saif files and verilog 2d registers/memories
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
vex_helix
Posts: 1
Online: User is Offline
2/19/2008 6:29 PM  

Hi all,

I have a 4kb memory unit in my design which is the biggest unit in my design. I need to get switching activity from my whole design including the 2d registers/memory so I could perform power estimation.

Ncsim saif generation program (in Version 5.5 or greater) works great but it uses vcds as an intermediate to output final backward saif file. As far as I know, you can't monitor verilog memories using vcds :( Therefore, the final backward saif file doesn't include switching data from my verilog memory.

Has anyone found a way around this? Or has any ideas?

Thanks,
Wasay

Posting to forums is available to community members only.
Login or Register

Forums > Functional Verification > Simulation, Acceleration, Emulation > ncsim, saif files and verilog 2d registers/memories


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.