Wednesday, February 08, 2012     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: How to debug HAL check error messages?
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
bijitm
Posts: 5
Online: User is Offline
5/24/2007 6:58 AM  
Hi,

I am trying to verify a VHDL-verilog mixed design with IFV 5.83-s003.  When I am trying to compile all the modules and entities, I am getting several error messages of the following kind,

halcheck *E, STDPKG (filename): The IEEE package 'std_logic_arith' should not be used.
USE IEEE.std_logic_arith.ALL;

halcheck: *E, RTLNOP (filename): Primitive instances are not expected in an RTL design.
mu1udp #0 MUX2_UDP0 (Y,S,A,B);

I have identified that there is one verilog file which when added to the .f file creates this problem. Otherwise, formalbuild goes through well. However, as soon as I add this file, errors are flooded regarding the other VHDL files in the design. I cannot change the design and rectify these problems. I have to verify the design the way it is. What is the solution to this? Is there any way to disable HAL checks or change the severity from 'Error' to 'Warning' so that the formalbuild goes through?

Thanks in anticipation.
jb
Posts: 16
Online: User is Offline
5/30/2007 8:25 AM  
Go ahead and contact a Cadence AE regarding this issue.  It will be your best course of action at this time.

Regards,

JB
kanwars
Posts: 2
Online: User is Offline
5/30/2007 10:05 PM  
Hi,

You can turn off these HAL checks by switching these off in a local HAL definitions file and passing this local definitions file to 'ifv'. The local definitions file will be as follows:

local.def:
-----------------------
include default

params STDPKG {off}
params RTNOP {off}
----------------------

% ifv [other_options] +haldefines+./local.def

Hope this helps!
kanwars
Posts: 2
Online: User is Offline
5/30/2007 10:05 PM  
Hi,

You can turn off these HAL checks by switching these off in a local HAL definitions file and passing this local definitions file to 'ifv'. The local definitions file will be as follows:

local.def:
-----------------------
include default

params STDPKG {off}
params RTLNOP {off}
----------------------

% ifv [other_options] +haldefines+./local.def

Hope this helps!
Posting to forums is available to community members only.
Login or Register



ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.