Wednesday, February 08, 2012     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: ifv: initialisation with init -load
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
frank.vaneerdewegh
Posts: 0
Online: User is Offline
6/27/2007 1:38 AM  
Hi,

I am trying to initialise my design with loading the waveforms from normal simulation because ifv is having difficulties with normal procedur (apply reset and run a few cycles)

I tried to load the waves but I don't have the syntax exactly right. Can anybody help?

My traces are in :

../nccoex/rundir_otb_ddrii/traces/

containing traces.dsn and traces.trn

When I open the traces with simvison the database is called traces::

I tried:

=>FormalVerifier> init -load -sst2 ../nccoex/rundir_otb_ddrii/traces -time 150ns

'1493' Signals not found in database, retaining old values for these signals.

formalverifier: Initial value of state variables loaded from SST2 database at time "1.5e-7s".

=>FormalVerifier> init -load -sst2 traces -root ../nccoex/rundir_otb_ddrii/traces -time 150ns

formalverifier: *E,SSDBER: Could not load database traces : No such file or directory.

=>FormalVerifier> init -load -sst2 ../nccoex/rundir_otb_ddrii/traces -root traces -time 150ns

formalverifier: *E,SSDBSC: Can not find top module "traces" in database ../nccoex/rundir_otb_ddrii/traces.

=>FormalVerifier> init -load -sst2 ../nccoex/rundir_otb_ddrii/traces -root traces::ip_pnx8542_2032lib.ip_pnx8542_2032_tb(testbench) -time 150ns

formalverifier: *E,SSDBSC: Can not find top module "traces::ip_pnx8542_2032lib.ip_pnx8542_2032_tb(testbench)" in database ../nccoex/rundir_otb_ddrii/traces.

If I do init -show the still all registers are 1'bx

Thanks,

Frank 

foster
Posts: 0
Online: User is Offline
6/27/2007 4:03 AM  
Hi Frank,

you need to specify the root path to the toplevel, starting with ":" for the toplevel, e.g. if you have the following:

Sim hierarchy: ip_pnx8542_2032_tb:dut
IFV hierarchy: dut

init -load -sst2 ../nccoex/rundir_otb_ddrii/traces -root [b]:dut[/b] -time 150ns

What kind of issues are you facing with the Tcl initialization?

Joerg.
foster
Posts: 0
Online: User is Offline
6/27/2007 4:05 AM  
Sorry for the HTML formatting, here it is correct:

init -load -sst2 ../nccoex/rundir_otb_ddrii/traces -root :dut -time 150ns
frank.vaneerdewegh
Posts: 0
Online: User is Offline
6/27/2007 4:18 AM  

Hi Foster,

Thanks for your quick reply, the issue is resolved now.

The issue I had was that when I did a reset and then invoked the logic simulator a few cycles the simulator hang itself. This is most likely caused because I have read in some code which can not be synthesized.

By reading in the waves from the normal simulation run I am able to initialize the design and prevent the hang up.

Thanks again for your help

Regards,
Frank 

Posting to forums is available to community members only.
Login or Register



ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.