Wednesday, February 08, 2012     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Subject: PSL Assertion
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
vlsi_dude
Posts: 55
Online: User is Offline
7/10/2007 8:11 AM  
Is it useful to write the psl assertions for checking the CRC? How I can write the PSL assertion for interface signal between two modules? Any Example?
jmueller
Posts: 14
Online: User is Offline
7/10/2007 8:21 AM  
Hey Dude,

1) CRC checking can be done by creating 2 signals: A the original vector with CRC field. B the same vector with one bit flipped (this is a constraint like "countones(A xor B) = 1"). The vector itself is unconstrained, but the CRC field needs to be correctly calculated. Your CRC decoder should provide the corrected vector on the output. Similary you can detect 2 flipped bits. IFV did pretty good jobs with CRC blocks in the past.

2) pure connectivity checking is described in a paper from Freescale at CDNLive 2006 Silicon Valley. Please browse the proceedings there.

Joerg.
vlsi_dude
Posts: 55
Online: User is Offline
7/11/2007 1:45 AM  
Thanks Joerg.

Can we synthesize these PSL assertion?
jmueller
Posts: 14
Online: User is Offline
7/11/2007 1:47 AM  
yes.
vlsi_dude
Posts: 55
Online: User is Offline
7/11/2007 6:35 AM  
I am writing psl assertion for interfacing signals from one module to another module.
Like if Module A has signal sigA1 which is connected to Module B of signal sigB1, then i have written

property prop1 = always (A.sigA1 == B.sigB1)@(posedge CLK);
assert prop1;

Whether this is the correct way to write for interface signal or any other method we can use?
Also Whether this type of assertions are useful?

Thanks
jmueller
Posts: 14
Online: User is Offline
7/12/2007 2:12 AM  
Hi Dude,

this is a correct assertion to verify connectivity between 2 arbitrary points in your design. You may need to remove the other drivers of sigA1 to improve performance. More information on that type of verification can be found at

http://www.cdnusers.org/CDNLive/SiliconValley2006Proceedings/tabid/366/Default.aspx?topic=Functional%20verification

Look for "Session 1.8: Formal Analysis of Padring Mux-Logic Using IFV (Incisive Formal Verifier)"

Regards,
Joerg.
Posting to forums is available to community members only.
Login or Register



ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.