Friday, November 21, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Functional Verification > SystemVerilog

Subject: uRM task-level interface?
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
davyzhu
Posts: 90
Online: User is Offline
1/09/2007 10:17 PM  
Hi, I am reading Cadence "EZ-Start Guide: SV interface" article. And I found Cadence recommend using task-level interface to do Transaction Layer Modeling (but the article is not very clear). My question is 1. Can this method provide transaction layer blocking/non-blocking put/get/peek? Is there any other reference article can provide more information? 2. When will SV uRM open to our users? I have heard from a Cadence AE that uRM will be open at the end of 2006, but it failed :( Best regards, Davy
stephenh
Posts: 77
Online: User is Offline
1/11/2007 12:52 AM  
Hi Davy.

The SV uRM is available from the Cadence download site via InstallScape. You need to get product IPCM60.
For the time being the downloaded tarball is encrypted so you need to get a decryption licence from your local AE - this is a zero-cost licence and is only required to install the IPCM library.

As for your interface question, I believe you could implement blocking or non-blocking methods - the non-blocking version would of course need some kind of buffer for transactions. If you look at the uRM examples in the IPCM library I think that should help.

Regards,
Steve.
Steve H.
zeevk
Posts: 9
Online: User is Offline
1/11/2007 1:31 AM  
Posted By davyzhu on 1/09/2007 10:17 PM
Hi, I am reading Cadence "EZ-Start Guide: SV interface" article. And I found Cadence recommend using task-level interface to do Transaction Layer Modeling (but the article is not very clear). My question is 1. Can this method provide transaction layer blocking/non-blocking put/get/peek? Is there any other reference article can provide more information? 2. When will SV uRM open to our users? I have heard from a Cadence AE that uRM will be open at the end of 2006, but it failed :( Best regards, Davy

Hi Davy,

As Steve mentioned in his reply, SV URM is available for download on Cadence's downloads site, and has in fact been there for a while now.

As for your first question - yes, the examples in SV URM show a simple blocking interface implemented using tasks and a sempahore. Once you have the release installed, please look at one of the BFM interface implementations (e.g. $IPCM_HOME/urm_lib/vr_xbus_uvc/sv_module/vr_xbus_master_interface.sv in the IPCM6.0 release).

Best regards,

     Zeev.
davyzhu
Posts: 90
Online: User is Offline
1/11/2007 5:26 PM  
Hi Steve and Zeev,

Thanks a lot for the information! I have sent a email to my local AE to ask for the licence.

And I will dive into IPCM when it is done.

Best regards,
Davy
Posting to forums is available to community members only.
Login or Register
Forums > Functional Verification > SystemVerilog > uRM task-level interface?


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.