Hierarchical reference not allowed from within a package. > Forums

Forums

Subject: Hierarchical reference not allowed from within a package.

Posting to forums is available to community members only.
Login or Register

Rate this topic:

Author

Messages

mayank
Posts: 0
Online: User is Offline

3/15/2007 2:45 AM
Hi All, We are trying this kind of example. We are having two files of these. It's giving "Hierarchical reference not allowed from within a package." at class1_instance.class1_function(.....) class2_instance.class2_function(......) I tried passing both classes as members of a structure. but it giving same error when accessing member class functions from structure. What's the solution to access functions of these classes in Program main Blocks. file1.sv _______________________ program main; class1 class1_instance; class 2 class2_instance; initial begin class1_instance=new; class2_instance=new; call_task_from_other_file(class1_instance, class2_instance); end endprogram file2.sv ________________________ task call_task_from_other_file(class1 class1_instance, class2 class2_instance); class1_instance.class1_function(.....) class2_instance.class2_function(......) endtask Regards Mayank

ajeetha
Posts: 97
Online: User is Offline

3/15/2007 9:02 AM
A similar code segment worked fine on another simulator, so I would imagine there is some issue with your tool-version. Did you try a later version/patch? Also your error message mentions usage of a package while the code snippet doesn't. Maybe if you post full code someone can help better. Regards Ajeetha, CVC www.noveldv.com

mayank
Posts: 0
Online: User is Offline

3/16/2007 3:17 AM
Thanks Ajeetha, for your reply. code contains no package declaration or keyword. Just group of files with `include statements and all in include_path. Even it's giving same Hierarchical reference not allowed from within a package." for this type of code also, or when calling sub_module tasks from class functions. interface intf1(input logic clk); endinterface program main (intf1 intf1_instance); forked_task; endprogram task forked_task dut_instance.dut_task; endtask module dut (intf1 intf1_instance); task dut_task; endtask endmodule module top; reg clk; intf1 intf1_instance (clk); dut dut_instance (intf1_instance); main main_instance (intf1_instance); endmodule

ajeetha
Posts: 97
Online: User is Offline

3/16/2007 10:18 AM
Mayank, I will try your code soon on another simulator. But if you were to accept constructive comments - the above code is hard to follow and maintain IMHO. Use of stuff in $root and referencing one from another is a "sphagetti" style that is highly discouraged. Maybe this was a code written to show here in this forum/email, then it is fine, but be ware when you have to deploy such a code in real life. Refer to a good methodology in your case it can be URM (since you use CDN tools anyway). I haven't seen URM much but hopefully it has some TLM flavor a la VMM/AVM thereby keeping things modular. Just in case if you are based in Bangalore, my company can help you to appreciate the value of a methodology if needed. Regards Ajeetha, CVC www.noveldv.com

kameade
Posts: 13
Online: User is Offline

3/16/2007 10:32 AM
Hello Mayank, I created a mini-testcase with the hope of understanding the issue you are running into. I was able to run my mini-test with the IUS5.83s3 release and an early adopter version of IUS6.1. Here is my code. Please try it out and let me know if it runs on your installation. Also - if I have misinterpreted your question, please let me know! Thanks! Kathleen Meade package my_pkg; class class1; integer v1 = 100; function void class1_function (); $display("class1_function: v1 is %0d", v1); endfunction endclass : class1 class class2; integer v2 = 200; function void class2_function (); $display("class2_function: v2 is %0d", v2); endfunction endclass : class2 task call_task_from_other_file (input class1 c1_inst, input class2 c2_inst); c1_inst.class1_function(); c2_inst.class2_function(); endtask endpackage : my_pkg; program main; import my_pkg::*; class1 class1_inst; class2 class2_inst; initial begin class1_inst = new(); class2_inst = new(); call_task_from_other_file(class1_inst, class2_inst); end endprogram

kameade
Posts: 13
Online: User is Offline

3/16/2007 10:45 AM
Hello Mayank, I looked at your second code example. IUS does not yet support declaring tasks/functions in the global space but you would be able to declare the forked_task task in the top module, the main program or in a package. The other issue I see with your code example is that the main program must use an initial block to call the forked_task. I hope this helps! Kathleen Meade Here is a modified version of your second code example that works on the IUS5.83-s3 release: interface intf1 (input logic clk); endinterface program main (intf1 intf1_instance); initial forked_task(); endprogram module dut (intf1 intf1_instance); task dut_task; $display("I am in dut_task"); endtask endmodule module top; reg clk; intf1 intf1_instance (clk); dut dut_instance (intf1_instance); main main_instance (intf1_instance); // this task can be declared in the program, the top module or in a package. task forked_task(); dut_instance.dut_task; endtask endmodule

Posting to forums is available to community members only.
Login or Register

Forums > Functional Verification > SystemVerilog > Hierarchical reference not allowed from within a package.