Friday, November 21, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Functional Verification > SystemVerilog

Subject: Does OVM methodology supports Module based SV
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
raghavendrap
Posts: 20
Online: User is Offline
8/24/2007 6:49 AM  
Hi..
       we all know that OVM is the open verification methodology introduced by both cadence & mentor by combinig URM +AVM.
        what  I know is OVM has been introduced for  class based systemverilog.

doubt:
          Does OVM supports module based systemverilog or not?
mstellfox
Posts: 9
Online: User is Offline
8/24/2007 12:19 PM  
The joint development of OVM between Cadence and Mentor is focused on a common SystemVerilog Class Library and Class-based methodology. Cadence is committed to ensure that OVM will work with the rest of the Plan to Closure Methodology components, including SystemVerilog Module-Based URM as well as eRM. Since the Module-based approach does not require a class-library, there is not a dependency on the OVM classes, and Cadence is working to ensure that other dependencies like test-phases, debug messages, etc... will be consistent with OVM. Of course, the Module-based approach is also based on standard SystemVerilog, so any VIP developed using the Module-based approach will not only run on any IEEE1800 compliant simulator but also plug & play with both OVM and eRM VIP.

Our customers have told us that there are distinct implementation needs for engineers coming from a verilog, rtl programming background vs. an object-oriented, software programming background. This is why within the Plan-to-Closure methodology(IPCM) we provide different implementations yet they can still work together. These needs -- and our parallel approaches -- continue forward with OVM.

Mike
raghavendrap
Posts: 20
Online: User is Offline
8/24/2007 10:05 PM  
thanks mike...
                from this i understood that OVM does'nt supports Module based SV, am i rite?
                           if OVM contains libraries of module based SV then it supports?


..raghavendra
raghavendrap
Posts: 20
Online: User is Offline
8/25/2007 12:07 AM  
Sorry....it was a typo.....instead of "does" it went as "doesn't"

"OVM does supports Module based SV!!!!"

Regrets,
Raghavendra
Posting to forums is available to community members only.
Login or Register
Forums > Functional Verification > SystemVerilog > Does OVM methodology supports Module based SV


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.