Accesing Signal in Mixed HDL environment > Forums

Forums

Subject: Accesing Signal in Mixed HDL environment

Posting to forums is available to community members only.
Login or Register

Rate this topic:

Author

Messages

vlsi_dude
Posts: 55
Online: User is Offline

1/30/2008 3:46 AM
Hi..... I have VHDL DUT and Verilog Testbench. I am writing an eVC for this environment. I want to access my vhdl DUT top level signal. I am writing signal map unit in 'e' for binding the e ports with DUT signals(VHDL). It's giving me error while generating the test signal in specman that: Doing setup ... Generating the test using seed 1... * Error: The type of HDL object 'tb_top.DUT_top.addr' is unknown. Check if the hdl_path() attribute is set. The HDL object may be of an unsupported type, or trying to access through Verilog PLI to a VHDL object (If so - make sure the agent() attribute isset properly). To access composite System Verilog types use indexed port Here, addr are my DUT top level port (VHDL). Then I have made changes in signal map unit, i have written: keep agent() == "Vhdl"; as per specman mannual. After this again it is giving error: Generating the test using seed 1... * Error: ERR_DID_NOT_FIND_ADAPTER: Unresolved adapter identification name 'Vhdl'. When you set this condition to a severity of WARNING or IGNORE, then the NULL_SIM adapter is used instead. Please help me. Thanks

hannes
Posts: 30
Online: User is Offline

1/30/2008 4:39 AM
Hello, specman uses language specific adapters to talk (via the simulator) to VHDL and Verilog. The right adapter is loaded depending on the stubs files. For Verilog, you can just load the stubs file (since Verilog allows multiple top entities) and the Verilog. For VHDL you need to instantiated a specman entity in your top level tb (entity specman_reference). This will load the required adapter. So if your specman environment accesses VHDL and Verilog, you need both adapters (and both stubs files). Otherwise one of them is enough. You can have a look at a mixed HDL example in /components/sn/examples/Specsim/mixed -hannes

hannes
Posts: 30
Online: User is Offline

1/30/2008 5:29 AM
Sorry, just re-read your mail, you would need to instantiate the specman_reference entity somewhere in you VHDL DUT, or add a testharness in VHDL. -hannes

vlsi_dude
Posts: 55
Online: User is Offline

1/31/2008 11:26 PM
Hi Hannes, I am still getting the same error. I will again explain my problem: My Testbench name is tb_top.v and DUT name is DUT_top.vhd. I have instantiated the specman_reference component in DUT_top.vhd file i.e. in DUT top file. Now i want to access the DUT signals i.e. signals in file DUT_top.vhd. I am using "irun" command: "irun DUT_top.vhd tb_top.v env.e -snvlog -top tb_top -design_top DUT_top -access +rwc -nowarn -clean -v200x -gui" If anything else i have to add in this please suggest me and also i am not getting that how to create multiple stub file for both vhdl & verilog using "irun" command. Thanks

hannes
Posts: 30
Online: User is Offline

2/01/2008 2:51 AM
OK, I've made up and example which has a Verilog tb and VHDL DUT. The e-code accesses both Verilog registers and VHDL signals. I've used the agent() attribute for the e-units which have the ports. irun looks for the agent() attributes to generate and compile/elaborate the required stubs files. The irun invocation is in the Makefile. -hannes
Attachment: mixed_vlog_vhd.tar

vlsi_dude
Posts: 55
Online: User is Offline

2/04/2008 11:00 PM
Thanks Hannes!!!! Now i am able to access the vhdl dut internal signals. Thanks again.

Posting to forums is available to community members only.
Login or Register

Forums > Functional Verification > e > Accesing Signal in Mixed HDL environment