Thursday, January 08, 2009     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Topic Replies Views Last Post
write_sdf of ETS fails
by suresh235 in Floorplanning, Place and route
0 1489
by suresh235
2/19/2008 4:26 AM
Netlist issue with footprint format problem
by Gun_metal in PCB Design
0 1493
by Gun_metal
12/04/2007 10:53 AM
Footprint for 68 SCSI Connector
by Veritas in PCB Design
0 1502
by Veritas
12/10/2007 2:27 PM
ncsim, saif files and verilog 2d registers/memories
by vex_helix in Simulation, Acceleration, Emulation
0 1517
by vex_helix
2/19/2008 6:29 PM
DRC Errors with Copper pour
by sriramssr in PCB Design
0 1518
by sriramssr
8/23/2007 4:39 AM
Spend a few min. on the "2007 top care -about survey"
by lisiang in Floorplanning, Place and route
0 1520
by lisiang
11/21/2007 9:55 AM
Extracting a three terminal device
by laks in Custom IC Physical Design
0 1527
by laks
2/08/2008 1:04 PM
Detect nodes that oscillate
by axp in Custom IC Electrical Design
0 1531
by axp
12/17/2007 2:10 AM
Specctra - Adding Testpoints
by dschaefer in PCB Design
0 1557
by dschaefer
1/07/2008 11:46 AM
linking shared libraries
by Yaseen in Simulation, Acceleration, Emulation
0 1572
by Yaseen
2/07/2008 1:01 AM
verilog.dump file with duplicants:
by zcabeli11 in SystemVerilog
0 1581
by zcabeli11
2/24/2008 12:51 AM
[Encounter 6.2] how to derive clock frequency
by Moderatz in Floorplanning, Place and route
0 1597
by Moderatz
2/09/2008 9:38 AM
About SOCE WARNING TA-908
by eminemshow in Floorplanning, Place and route
0 1618
by eminemshow
12/09/2007 7:30 PM
tests Analysis Model creation
by artmaj1 in Verification Planning
0 1624
by artmaj1
1/31/2008 10:30 AM
Specctra - Protect Via by Padstack Definition
by dschaefer in PCB Design
0 1642
by dschaefer
1/04/2008 8:49 AM
Advance Analog IC Design Course
by jktan in Event Notices
0 1671
by jktan
2/25/2008 8:09 PM
Spice to DML
by Brunnhuber in Signal Integrity and Modeling
0 1679
by Brunnhuber
12/19/2007 7:45 AM
Posting Code to the Forum
by Administrator in Shared code - SKILL
0 1714
by Administrator
7/24/2007 9:05 AM
"Adjacent Layer Parallelism "
by satya1234 in PCB Design
0 1718
by satya1234
7/19/2007 4:44 AM
Common mode choke model
by eyalne in Custom IC Electrical Design
0 1720
by eyalne
2/09/2008 11:47 PM


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.