Saturday, February 04, 2012     Register | Login | Search | Contact Us
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Topic Replies Views Last Post
Hierarchical Design Flow
by arunrach in Custom IC Physical Design
0 1015
by arunrach
7/01/2008 4:57 PM
Hierarchical Design Flow
by arunrach in Custom IC Physical Design
0 753
by arunrach
7/01/2008 4:57 PM
SOC Encounter ICFB Mismatch
by arunrach in Custom IC Physical Design
0 981
by arunrach
7/01/2008 4:53 PM
SigXpolrer and connectors
by florian.herrmann@cern.ch in Simulation, Acceleration, Emulation
0 877
by florian.herrmann@cern.ch
7/01/2008 1:23 AM
Merging of .pkg and .ibs for virtex4
by sivamapj in Signal Integrity and Modeling
0 778
by sivamapj
6/30/2008 9:41 PM
marking check (silk check)
by purikku in PCB Design
0 658
by purikku
6/30/2008 8:15 PM
How Resistor Array SIGNAL_MODEL
by AhmetOzsoy in PCB Design
0 866
by AhmetOzsoy
6/29/2008 10:56 PM
illegally syacked vias
by jdkelly3 in PCB Design
0 874
by jdkelly3
6/27/2008 2:26 PM
encounter and conformal
by cym_semico in Floorplanning, Place and route
0 824
by cym_semico
6/27/2008 1:47 AM
Cadence SiP 16.01: How to use virtual pin?
by razafind in PCB Design
0 789
by razafind
6/27/2008 1:40 AM
Routing with Cadence SiP 16.01: how to use Virtual pin
by razafind in IC Package, SiP and Co-design
0 1048
by razafind
6/27/2008 1:36 AM
silk to resist check
by purikku in PCB Design
0 752
by purikku
6/26/2008 11:55 PM
silk to resist check
by purikku in PCB Design
0 760
by purikku
6/26/2008 11:55 PM
About GCELLGRID and TRACK Statement in DEF
by johariph in Floorplanning, Place and route
0 689
by johariph
6/26/2008 9:02 PM
find a pad stack
by Michael O in PCB Design
0 756
by Michael O
6/26/2008 8:26 AM
find a pad stack
by Michael O in PCB Design
0 706
by Michael O
6/26/2008 8:26 AM
cdfUpdateInstParam
by mims in Shared code - SKILL
0 886
by mims
6/26/2008 4:44 AM
Allegro - Server installation recommendations
by rajpcb in PCB Design
0 762
by rajpcb
6/26/2008 12:46 AM
Allegro Create Fanout
by dschaefer in PCB Design
0 1096
by dschaefer
6/25/2008 9:01 AM
3D extraction with PakSi-E
by razafind in Signal Integrity and Modeling
0 1016
by razafind
6/25/2008 5:32 AM


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.