Friday, July 25, 2008
Register
|
Login
|
Search
|
Contact Us
Home
Technology Zones
Articles
Podcasts
Forums
CDNLive!
Resources
Home
Forums
Unanswered
Active Topics
Forums
Search
Forums
>
Silicon-package-board
>
Signal Integrity and Modeling
Subject: .in file error in PCB SI or Sigxplorer
Posting to forums is available to community members only.
Login
or
Register
Rate this topic:
Author
Messages
Oldest First
Newest First
bluecad
Posts: 14
Online:
4/26/2008 5:19 PM
Hi,
In 16.0 when I extract nets from PCB SI Editor to Sigxplorer or I want to simulate my topology in sigxlorer Allegro gives an error and crash.
"Could not make a C:DOCUME^1\FERHAT^1.in file for field solver."
But 15.5 does not give error.
What is your suggestions?
Thanks,
vealmic@uk.ibm.com
Posts: 23
Online:
6/02/2008 9:01 AM
Spaces in filepaths?
Posting to forums is available to community members only.
Login
or
Register
Special Topics
--Low power
--Design Data Management
Digital IC
--Synthesis and test
--Formal verification
--Floorplanning, Place and route
Custom IC
-- Custom IC Electrical Design
-- Custom IC Physical Design
--Shared code - SKILL
Silicon-package-board
--Signal Integrity and Modeling
--PCB Design
-- IC Package, SiP and Co-design
--Shared code - SKILL
Functional Verification
--Simulation, Acceleration, Emulation
--Assertion-Based Verification and Formal Analysis
--SystemVerilog
--Verification Planning
--<i>e</i>
--Shared code - <i>e</i> Files
Cadence Academic Network
--AMS Methodology
--RF Methodology
--Verification Methodology
--Cadence Academic Network Member List
--Cadence Academic Network Announcements
--Cadence Academic Network Event Notices
--Cadence Academic Network General Questions
General topics
--Suggestions
--Event Notices
--Jobs
Forums
>
Silicon-package-board
>
Signal Integrity and Modeling
> .in file error in PCB SI or Sigxplorer
ActiveForums 3.6
Copyright 2006 Cadence Design Systems, Inc.