Monday, October 06, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Custom IC > Custom IC Physical Design

Subject: DRC error AMTS maximum MTOP spacing
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
jgrant3
Posts: 9
Online: User is Offline
5/14/2008 11:52 PM  
Hello all.

I'm a trained physicist trying to get to grips with Cadence Virtuoso. I'm now designing a custom IC and have had a few issues.  I'm using AMS 0.35 um technology kit (not sure if this info is particularly important but thought I would include it anyway).

When doing the DRC I am met with the following:

AMTS1 Maximum MTOP spacing when the width of one or both MTOP shapes is less than 10um.

I have looked on these forums and elsewhere but cant seem to find what out

 a) what this error means (I'm guessing it has something to do with the top metal layer)
 b) how to correct the error.

Any assistance is much appreciated.

Many thanks,

James                                                                                                                    
adbeckett
Posts: 248
Online: User is Offline
5/15/2008 6:49 AM  
You should look up the rule in your Design Rule document for the process you're using. Almost certainly they've given the rule names in the DRC deck similar names to what they are in the documentation.

However, it suggests that shapes on the top metal need to be spaced no more than a certain amount if either shape involved is less than 10um wide. Some kind of density rule. But without seeing the design rule document, I couldn't say. If you're really unsure, ask the provider of the technology...

Regards,

Andrew.
Posting to forums is available to community members only.
Login or Register
Forums > Custom IC > Custom IC Physical Design > DRC error AMTS maximum MTOP spacing


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.