Wednesday, December 03, 2008     Register | Login | Search | Contact Us
     
   
     
     

Many of you already received communications about the move of the Cadence user community into cadence.com. And many of you have already joined, with over 4000 registrations in the first two weeks.

The new Cadence Community enhances the ability of Cadence users to connect and collaborate. In addition to moving the community into cadence.com -- enabling single sign-on for community, Sourcelink and Cadence events -- the new site is organized around nine technology segments, giving you easy access to product information, training, forums and blogs. Some of the new features include:
  • Ability to respond to posts via e-mail
  • Technology-specific blogs
  • Latest Web 2.0 social networking capabilities
  • Public profile options
  • Private messaging
  • Friends lists
Visit the new Cadence Community today at www.cadence.com/community and join the discussions!

Registration note: Due to the scope of the enhancements and the new SSO registration system, we were not able to migrate existing cdnusers.org member accounts. So new registrations are required, but this enables a broader set of functionality we think you'll enjoy.

Forum note: Under the guidance of forum moderators, we have taken the 20+ cdnusers.org forums and consolidated them into 11 forums on the new site. Posts have been brought over so you can leverage that posting history. CDNusers forums will be set to read only starting 7/30, and cdnusers.org will be redirected to the new community on 8/4.

Best regards,
Mike and Tom

Michael A. Catrambone - Steering Committee Chairman
Distinguished Engineer
PCB/Mechanical
UTStarcom, Inc.

Tom Diederich
Cadence Community Manager
Home
Forums
Forums > Digital IC > Floorplanning, Place and route

Subject: No connection between VSS/VDD pins and PW ring
Posting to forums is available to community members only.
Login or Register
Rate this topic:
   
Author Messages
thanhtung
Posts: 2
Online: User is Offline
5/17/2008 12:34 AM  
I defined power pins and using respective power pading cells. But when I use these commands to connect cell power pin to PW ring and PW ring to VSS and VDD pins, just connections of PW ring and power cell pins were done, no connections between PW ring and VSS/VDD pin (See picture) Somebody can answer me, thank in advance. [quote]### ### first, declare vdd/gnd pin's for all std-cells ### globalNetConnect vdd -type pgpin -pin {vdd } -inst * -module {} globalNetConnect gnd -type pgpin -pin {gnd } -inst * -module {} ### declare 0/1 vhdl/verilog constants to be on vdd/gnd supplys globalNetConnect vdd -type tiehi -module {} globalNetConnect gnd -type tielo -module {} ### ### IO pads ### - All the instance names for the IO pads must have the "io_" prefix ### globalNetConnect vdd -type pgpin -pin {vdd } -inst io* -module {} -override globalNetConnect gnd -type pgpin -pin {gnd } -inst io* -module {} -override [/quote]





Kari
Posts: 81
Online: User is Offline
5/23/2008 1:57 PM  
Hi,

I'm not really clear on your question. If you mean you don't see actual routes between the pwr/gnd IO pads and the pwr/gnd ring, then that's because globalNetConnect doesn't actually route the wires. (It just assigns the connectivity.) You need to use Route->Special Route and use the Pad Pins option. Is that your question?

- Kari
thanhtung
Posts: 2
Online: User is Offline
5/25/2008 2:32 PM  
Hi, I have already corrected this error. Problem did not come from globalNetConnect command, there is a error in LEF file in property descriptions of power padding.

Anyway thank for your help.
Posting to forums is available to community members only.
Login or Register
Forums > Digital IC > Floorplanning, Place and route > No connection between VSS/VDD pins and PW ring


ActiveForums 3.6
     
Copyright 2006 Cadence Design Systems, Inc.