Unanswered Active Topics Forums Search

	Search this forum: GO
Posting to forums is available to community members only. Login or Register	Page 1 of 5 1 2 3 4 5 > >>
Topics Started By Replies Views Last Post Posting code to the forums Administrator 0 2771 7/24/2007 9:00 AM STICKY: Introducing your forum moderator, Eric Venditti (evenditti) Administrator 0 2958 1/24/2006 4:14 PM Using the Forums Moderator 0 2252 1/20/2006 12:16 PM How to convert netlist 2 lib file mattan 10 6954 by grasshopper 7/02/2008 2:15 PM Simulating Systemc: ncelab *F,SCILDD error TB 0 63 6/24/2008 11:14 PM on Nclaunch cdnhua 0 86 6/19/2008 10:03 AM Potential multiply driven nets gkamendje 2 99 by host 6/17/2008 2:00 PM Potential multiply-driven net (corrected typesetting) gkamendje 0 53 6/17/2008 1:58 PM Bottom_up optimization in BuildGates Naderi 0 174 6/02/2008 8:57 AM dont_use option in Buildgates arunrach 2 1122 by arunrach 5/27/2008 11:50 AM BuildGates memory error Naderi 2 638 by Naderi 5/16/2008 10:47 AM Hierarchy synthesis in BuildGates, Naderi 0 299 5/16/2008 8:39 AM Running BuildGates and Encounter from one single shell Naderi 0 267 5/16/2008 8:27 AM How to get area results in Micron shami 1 703 by grasshopper 4/28/2008 10:42 AM RTL Compiler Help .. Urgent !!!!! kevinthomasp 1 821 by grasshopper 4/18/2008 8:24 AM CDL Import with extra parameters hollemj 2 1192 by hollemj 4/16/2008 7:31 AM on Encounter RTL compiler cdnhua 1 861 by aravindhere 4/16/2008 12:01 AM reporting gate count ssripada 2 1242 by sporadic crash 3/28/2008 3:36 PM Can we read extracted timing model in RC madhun 1 1110 by grasshopper 3/24/2008 9:19 AM ncelab: *W,BIGWBS Felix 4 1707 by Felix 3/13/2008 6:44 PM
Posting to forums is available to community members only. Login or Register  Forums > Digital IC > Synthesis and test	Page 1 of 5 1 2 3 4 5 > >> Special Topics --Low power --Design Data Management Digital IC --Synthesis and test --Formal verification --Floorplanning, Place and route Custom IC -- Custom IC Electrical Design -- Custom IC Physical Design --Shared code - SKILL Silicon-package-board --Signal Integrity and Modeling --PCB Design -- IC Package, SiP and Co-design --Shared code - SKILL Functional Verification --Simulation, Acceleration, Emulation --Assertion-Based Verification and Formal Analysis --SystemVerilog --Verification Planning --<i>e</i> --Shared code - <i>e</i> Files Cadence Academic Network --AMS Methodology --RF Methodology --Verification Methodology --Cadence Academic Network Member List --Cadence Academic Network Announcements --Cadence Academic Network Event Notices --Cadence Academic Network General Questions General topics --Suggestions --Event Notices --Jobs

ActiveForums 3.6