Unanswered Active Topics Forums Search

	Search this forum: GO
Posting to forums is available to community members only. Login or Register	Page 1 of 2 1 2 > >>
Topics Started By Replies Views Last Post Posting Code to the Forum Administrator 0 2750 7/24/2007 9:08 AM Introducing your Forum Moderators, Stylianos Diamantidis (stelix) and Akiva Michelson (Akiva) Administrator 0 2893 2/07/2006 12:13 PM Using the Forum Moderator 0 2242 1/20/2006 1:20 PM Vmanager and Vplan. Shunty 0 39 7/01/2008 8:33 PM Vmanager and Vplan. Shunty 0 21 7/01/2008 8:33 PM What are the different types of verification? dipakg 5 328 by thinkverification 6/21/2008 3:36 PM Bus Functional Model vlsi_dude 1 734 by ddmello 4/17/2008 5:48 AM In what aspects is verification different from design? Akiva 7 3840 by Akiva 2/19/2008 1:51 PM tests Analysis Model creation artmaj1 0 1339 1/31/2008 10:30 AM ICC data in eManager artmaj1 2 2719 by efratk 1/07/2008 6:12 AM Difference vlsi_dude 0 2666 10/22/2007 4:54 AM eRM to URM vlsi_dude 0 2573 10/18/2007 3:46 AM Open Verification Methodology - OVM stelix 4 5616 by mstellfox 9/15/2007 9:14 AM Quick and easy way to debug your run_scripts in eManager adielkhan 1 2426 by adielkhan 9/12/2007 4:27 PM Adding new input metrics to Enterprsie Manager hcarter 3 4325 by adielkhan 9/12/2007 1:00 PM TB Simplification prasad_vc 5 5171 by stephenh 8/21/2007 3:13 AM Tracking Customized Metrics hcarter 0 2583 8/18/2007 6:37 PM CDNusers networking luncheon at CDNLive! 2007 SV stelix 0 2538 8/14/2007 8:44 AM ICC and eManager integration ! nilaygoyal 5 2091 by nilaygoyal 7/24/2007 12:05 AM CDNLive! 2007: What will YOU be looking out for? stelix 3 3488 by ajeetha 3/31/2007 9:21 AM
Posting to forums is available to community members only. Login or Register  Forums > Functional Verification > Verification Planning	Page 1 of 2 1 2 > >> Special Topics --Low power --Design Data Management Digital IC --Synthesis and test --Formal verification --Floorplanning, Place and route Custom IC -- Custom IC Electrical Design -- Custom IC Physical Design --Shared code - SKILL Silicon-package-board --Signal Integrity and Modeling --PCB Design -- IC Package, SiP and Co-design --Shared code - SKILL Functional Verification --Simulation, Acceleration, Emulation --Assertion-Based Verification and Formal Analysis --SystemVerilog --Verification Planning --<i>e</i> --Shared code - <i>e</i> Files Cadence Academic Network --AMS Methodology --RF Methodology --Verification Methodology --Cadence Academic Network Member List --Cadence Academic Network Announcements --Cadence Academic Network Event Notices --Cadence Academic Network General Questions General topics --Suggestions --Event Notices --Jobs

ActiveForums 3.6