Unanswered Active Topics Forums Search

	Search this forum: GO
Posting to forums is available to community members only. Login or Register	Page 1 of 2 1 2 > >>
Topics Started By Replies Views Last Post Posting Code to the Forum Administrator 0 2874 7/24/2007 9:09 AM Formatting code for the forum Administrator 0 2404 9/21/2006 4:50 PM Introducing your forum moderator, Stylianos Diamantidis (stelix) Administrator 0 2813 1/24/2006 4:30 PM Using the Forum Moderator 0 2256 1/20/2006 1:23 PM Macro for multiple-value when definitions matanvax 2 2662 by zwinge 5/20/2008 10:34 AM ce_tools directory no longer shipped with Specman hannes 0 566 4/22/2008 3:59 AM Coverage points for check that statements christianb 7 5749 by hannes 3/31/2008 3:29 AM e-code: shr_apb eVC AMBA 2 or 3.0 Administrator 1 3152 by hannes 1/30/2008 6:29 AM Item constraint macro matanvax 0 2472 10/31/2007 4:15 AM Support floating point in e stellfox@cadence.com 4 4807 by hannes 10/30/2007 6:12 AM "block based" sparse memory spadix 1 2754 by parag123 7/11/2007 11:29 PM Cisco's utilities library donation meirav 7 8795 by EfratS 7/04/2007 11:47 PM Verisity Register eVC umper22 4 3397 by bbizic 5/11/2007 1:07 PM c interface with specman kesava 0 3326 4/04/2007 8:56 PM Issues with unpacking forum attachments stelix 0 2539 2/16/2007 7:30 AM e-code attachment: HDL DH's Register eVC mikeli 0 2620 2/06/2007 1:11 AM SPI3 Shareware eVC Matt Graham 4 2641 by mblake 12/13/2006 5:56 AM e code: Trace Tempral Expression abehar 0 2802 12/08/2006 12:01 AM e-code: Non-zero Objection counter/viewer Administrator 2 2398 by hannes 11/02/2006 8:35 AM e-share code: PRBS^16 Administrator 4 2575 by umper22 10/17/2006 7:08 PM
Posting to forums is available to community members only. Login or Register  Forums > Functional Verification > Shared code - e Files	Page 1 of 2 1 2 > >> Special Topics --Low power --Design Data Management Digital IC --Synthesis and test --Formal verification --Floorplanning, Place and route Custom IC -- Custom IC Electrical Design -- Custom IC Physical Design --Shared code - SKILL Silicon-package-board --Signal Integrity and Modeling --PCB Design -- IC Package, SiP and Co-design --Shared code - SKILL Functional Verification --Simulation, Acceleration, Emulation --Assertion-Based Verification and Formal Analysis --SystemVerilog --Verification Planning --<i>e</i> --Shared code - <i>e</i> Files Cadence Academic Network --AMS Methodology --RF Methodology --Verification Methodology --Cadence Academic Network Member List --Cadence Academic Network Announcements --Cadence Academic Network Event Notices --Cadence Academic Network General Questions General topics --Suggestions --Event Notices --Jobs

ActiveForums 3.6