Saturday, July 05, 2008
Register
|
Login
|
Search
|
Contact Us
Home
Technology Zones
Articles
Podcasts
Forums
CDNLive!
Resources
Home
Forums
Unanswered
Active Topics
Forums
Search
Forums
>
Cadence Academic Network
>
Verification Methodology
Search this forum:
GO
Posting to forums is available to community members only.
Login
or
Register
Topics
Started By
Replies
Views
Last Post
Posting code to the forum
Administrator
0
2743
8/21/2007 10:33 AM
Introducing your Forum Moderator
Administrator
0
2280
7/27/2007 4:48 PM
Posting to forums is available to community members only.
Login
or
Register
Forums
>
Cadence Academic Network
>
Verification Methodology
Special Topics
--Low power
--Design Data Management
Digital IC
--Synthesis and test
--Formal verification
--Floorplanning, Place and route
Custom IC
-- Custom IC Electrical Design
-- Custom IC Physical Design
--Shared code - SKILL
Silicon-package-board
--Signal Integrity and Modeling
--PCB Design
-- IC Package, SiP and Co-design
--Shared code - SKILL
Functional Verification
--Simulation, Acceleration, Emulation
--Assertion-Based Verification and Formal Analysis
--SystemVerilog
--Verification Planning
--<i>e</i>
--Shared code - <i>e</i> Files
Cadence Academic Network
--AMS Methodology
--RF Methodology
--Verification Methodology
--Cadence Academic Network Member List
--Cadence Academic Network Announcements
--Cadence Academic Network Event Notices
--Cadence Academic Network General Questions
General topics
--Suggestions
--Event Notices
--Jobs
ActiveForums 3.6
Copyright 2006 Cadence Design Systems, Inc.