Monday, May 21, 2012     Register | Login | Search | Contact Us
     
SoC Encounter is an integrated netlist-to-GDSII or RTL-to-GDSII configuration for flat, hierarchical or advanced designs of up 100M gates. Various configurations may include First Encounter, RTL Compiler, NanoRoute, supporting floorplanning, placement, power planning, power routing, clock tree synthesis (CTS) signal routing and extraction.

SoC Encounter Product Review
Ajay Bhandari, Cisco Systems
An SoC Encounter user for 4 years, Ajay Bhandari has developed networking chips using SoC Encounter.
SoC Encounter Product Review
Li-siang Lee, Cortina Systems
An SoC Encounter user for 3 years, Li-siang Lee has developed high performance mixed-signal networking chips using SoC Encounter.
IBM
developerWorks. IBM's resource for developersMore »
Rambus
Better performance, faster time to market! Rambus. Your License to Speed.More »
X Initiative
Latest news on adoption and use of the X Architecture.More »
Si2 / OpenAccess
True interoperability among IC design tools.More »
Power.org
Learn about the benefits of Power.org membershipMore »

     
Copyright 2006 Cadence Design Systems, Inc.